A Compiler Project with Learning Progression

Derek Rayside
Electrical and Computer Engineering
University of Waterloo
drayside@uwaterloo.ca

Abstract—We describe the design of an undergraduate compilers course for computer engineering students in which the project is to write a simulator and synthesizer for (a subset of) VHDL. The traditional project for such a course is to write a compiler for (a subset of) some procedural programming language. The choice of source language is superficially intended to drive student engagement for computer engineers.

The main pedagogical advantage of this project is that it embodies a learning progression: repetition with increasing complexity. This project involves two additional languages: a regular language for boolean waveforms (used for circuit simulator input and output), and a context-free language for boolean formulas. Parsing and transformations are performed on these simpler languages before attempting them on the subset of VHDL.

At the end of the project the students can simulate and synthesize simple circuits such as a ripple-carry adder or a multiplexer.

I. INTRODUCTION

There are a variety of undergraduate compiler lab projects. Almost all of them involve compiling a subset of some imperative programming language to assembly. This project is different. On a superficial level, the difference is that these labs use a subset of VHDL as the input language, and produce circuit gate diagrams and simulations as outputs.

The deeper pedagogical difference is that this project is designed around a learning progression: repetition with increasing complexity, which hopefully leads to mastery. This instructor acquired the idea of a learning progression from a hockey coach several decades ago. For example, suppose that the goal of the practice is to have the players skate quickly around the circles with the puck. To progress to that goal the team might start with skating around circles, then skating in a straight line with the puck, then skating around the circles slowly with the puck, and finally skating around the circles quickly with the puck. The skills are first practiced in isolation and at slower speeds, and then finally all together at high speed. The idea of learning progression also seems quite popular in educational circles in recent years (e.g., [1]).

This project actually comprises two parallel learning progressions: compiler concepts and advanced object-oriented programming skills. The prerequisite courses cover basic programming skills, but do not teach the advanced programming skills necessary to write a compiler. Most compiler projects, text books, and courses, assume (perhaps wrongly) that the students already have the required programming skills. (Appel's text book [2], which we use, is a notable exception.)

Compiler projects are usually structured around the logical organization of a compiler, proceeding from the front (parsing) to the back (code generation) in a single pass. Concepts are not revisited. Programming skills are not taught. While this approach is constructivist [3], it does not have a learning progression.

The key technical decision that enables these learning progressions is to restrict our subset of VHDL (V) to simple combinational circuits. A simulator for such circuits reads and writes strings of bit values for its input and output pins. We design a simple regular language, W, for recording these waveforms (bit strings). Combinational circuits can be described by boolean formulas, and we use the assignment statement subset of our V grammar to describe these formulas. We name this language F. F is a simple context-free language, grammatically similar to the toy arithmetic calculator language often used in compiler text books. Students are more motivated about working with these simple languages because of their role in building VHDL tools.

Most of the labs actually deal with W and F: only the last three labs work with V directly. First we parse W, then we write F, then we parse V. First we transform W, then we transform F, then we transform V. The progression of theoretical complexity corresponds to a progression of practical complexity. These languages are summarized in Figure 1. An end-to-end example of a full adder is given in Figures 4–8.

<table>
<thead>
<tr>
<th>Language</th>
<th>Complexity</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td>regular</td>
<td>X: 0 1 0 1;</td>
</tr>
<tr>
<td>F</td>
<td>context-free</td>
<td>X &lt;= p or q;</td>
</tr>
<tr>
<td>V</td>
<td>context-free</td>
<td>see Figure 4</td>
</tr>
</tbody>
</table>

II. CURRICULUM CONTEXT

The University of Waterloo has three undergraduate compilers courses: ECE351 (this course), CS241, and CS444. CS462 is an additional theory course on formal languages and parsing. Both CS and ECE offer graduate level courses on compilers and related topics.

ECE351 fills roughly the same slot as CS241: an introductory compilers course. CS241 and ECE351 might be considered anti-requisites of each other (although the calendar does not list them as such at the moment, because there is no practical need for this constraint). Both courses are adequate preparation for CS444.

ECE351 is a mandatory course for the computer engineering students. Usually a handful of electrical engineering students take the course as an elective. The software engineering and computer science students take CS241 instead.
Part of being a mandatory course is that ECE351 gets all of the computer engineering students, not just the ones who have strong interest and ability in software. These are students who would have enrolled in software engineering or computer science if their primary interest was software. Therefore, there is a greater need to teach the requisite programming skills than with an elective course.

A strategic difference between ECE351 and CS241 is that ECE351 does not include assembly language in the core material, because the ECE students study assembly in ECE222, whereas CS241 is the main exposure to assembly for the students who take that course. While the top students are similar in both programs, the bottom end of programming ability in the ECE students is weaker. These labs spend more time building programming skills at the expense of excluding assembly language from the core material. This summer term we will have a bonus lab that targets assembly language rather than Java for the V simulator for students who have the interest and ability.

The computer engineering students at the University of Waterloo use VHDL more than any other language. It is used in ECE124, ECE224, and ECE327. ECE327 is about designing digital systems and is taught in VHDL. Almost all of the students in ECE351 are concurrently enrolled in ECE327, which is also required for computer engineering students. The selection of VHDL for this course is intended to drive student engagement, since these are hardware-oriented students. In ECE327 they use professional-grade VHDL tools, and in ECE351 they build toy-grade VHDL tools.

The computer engineering students will have had four courses with software programming before enrolling in ECE351: two introductory programming courses (ECE150 & ECE155), as well as a data structures and algorithms course (ECE250), and an operating systems course that involves programming (ECE254). Each of these courses is taught in one of C, C++, C#, or Java. So the students have been exposed to a variety of software programming languages before ECE351. Nevertheless, there are still advanced programming concepts that are required for writing compilers that they have not been previously taught. These labs are designed to provide a learning progression for those programming concepts as well as for the compiler concepts.

The University of Waterloo engineering program runs on a cohort system. Each cohort takes almost all of the same classes at the same time with the same instructor. So the students coming into ECE351 have had a very uniform instructional background. As has been observed many times in other educational and industrial settings, the range of software ability varies widely.

### III. Project Description

The overall structure of the project is depicted in Figure 2. Nodes represent file types. All of these file types, with the exception of .class and PNG files, are text files. Edges represent translators between different file types. Labels on edges describe the translation(s) performed. Solid edges represent translators that students implement in this project. Dotted edges represent translators provided by third-parties such as Sun/Oracle (javac) or AT&T Research (Graphviz/dot). The three-part edge between .class and W nodes is intended to indicate that the .class file we generate will read a waveform (W) file as input and write a waveform (W) file as output. An end-to-end example of a full adder is given in Figures 4–8.

The general direction of work in the project is from the bottom of the figure towards the top. In other words, we start with the simplest language (V) and work towards the most complicated language (V).

#### A. Labs

The project is divided into 11 individual labs, which are described in Figure 9. Parsing is done in labs 1, 3, 5, 6, and 9. Transformations or translations are done in labs 2, 4, 7, 8, 10, and 11.

The learning progression for parsing starts with writing a regular expression to recognize W programs (lab 1) and proceeds to using a parser generator for V programs (lab 9). Each parsing lab involves first writing a recognizer and then adding actions to the recognizer to make a parser. The first parsing labs have the students write recursive descent parsers by hand for W (lab 1) and F (lab 3).

The use of a parser generator is not introduced until lab 5, where the students use Parboiled to parse W. By this time they are quite familiar with W and with the skeleton code: they have written a regular expression recognizer for W, a recursive descent recognizer and parser for W, as well as transformed W to SVG. The only thing new here is the parser generator. In labs 5, 6, and 9, the students use the parser generator for languages W, F, and V, respectively.
The learning progression for transformations proceeds from translating \( VW \) to \( SVG \) to performing function inlining (‘elaboration’) on \( V \). The AST for \( VW \) comprises just two classes with no inheritance. The AST for \( F \) comprises 21 classes and has a deep inheritance structure for the various types of expressions. The AST for \( V \) comprises 28 classes, 20 of which are shared in common with \( F \).

The learning progression for programming skills follows the increasing complexity of the grammars and the transformations. The design patterns required for each lab are identified in Figure 9, and are noted as either explicit or latent. The ‘explicit’ label indicates that the students need to know the name of the design pattern and understand it in order to complete the lab. The ‘latent’ label indicates that the lab uses that design pattern, but that the students do not need to know its name or definition in order to complete the lab. For example, lab 4 makes use of the interpreter design pattern, but it is latent. We do not actually discuss the interpreter design pattern until lab 7 when the visitor design pattern is introduced. At that time we discuss the trade-offs between the two patterns.

**B. Parser Generator**

We are using the Parboiled [4] parser generator for two reasons. First, it uses an internal DSL (domain-specific language) for describing grammars. Most parser generators use an external DSL for describing grammars. The term ‘internal’ here is with reference to the host language, which in this case is Java. In other words, Parboiled is a Java library. Most other parser generators require the students to learn a new grammar specification language, and put an extra step in the build process to generate (Java) code from that grammar specification.

Second, Parboiled works very much like a push-down automata: the only storage mechanism is the stack; at the end of the parse the result is the object on the top of the stack.

**C. Extensions and Alternatives**

The basic labs as described in Figure 9 do not involve generating assembly code. Some of the students have said that they miss that. An obvious extra lab is to translate \( F \) to assembly rather than to Java. We will offer this as a bonus lab in the next offering of ECE351. That lab would incorporate instruction selection and register allocation, which at present are ideas we discuss only on paper.

Other topics that we discuss only on paper, which further labs could be designed around, include dataflow analysis, symbol tables, type checking, and instruction scheduling. We are considering adding some of these labs towards the end of the project, and then dividing the students into groups to tackle them.

**IV. STUDENT WORKLOAD**

ECE351 is a 12 week course that nominally requires a 10-hour per week commitment from the students, which includes lecture, tutorial, lab, and study time. There are three hours of lecture per week. We have structured the labs into weekly exercises targeting five hours each. Although there are 12

![Fig. 3 The median (dark bar) student time on each lab was close to the five hour target in winter 2013, except for labs 0, 4 and 9: prelab exercise, simplifying boolean formulas by term rewriting, and parsing \( V \), respectively. Boxes capture the middle 50%. Circles indicate outliers.](image-url)
Wheeler’s SLOCCount tool). We give about 7000 of these lines
to the students as skeleton, leaving them an average of about
125 lines to write per lab (week) — just under 2.5 minutes
per line.

V. VHDL SubSet

Our language \( \mathcal{V} \) is a very small subset of VHDL: essentially
limited to combinational circuits. The two most complicated
\( \mathcal{V} \) input files the students are expected to handle are a four-bit
ripple-carry adder and a multiplexer.

We started out by downloading an open source ANTLR
grammar for VHDL and quickly found out that was far too
complicated for the purposes of this project — moreover, it
was too complicated to even simplify. So we started building
a simple grammar from the bottom up. Four consecutive groups
of students worked on developing this grammar, each group
making further simplifications along the way. The first group
(volunteer) used ANTLR [5]. The second group (volunteer)
translated their ANTLR grammar to TXL [6]. The third group
translated this TXL grammar to Parboiled (enrolled), and the
final group (TA) simplified the Parboiled grammar to focus
solely on the needs of this project. Subsequent to these four
rounds of revision and simplification we have not had a need
to modify the grammar further.

The grammar for \( \mathcal{V} \) is listed in Figure 10. Restrictions of
\( \mathcal{V} \) include:

- no combinational loops
- only bit (boolean) variables
- no stdlogic
- no arrays
- no nested ifs
- no aggregate assignment
- no generate loops
- no case
- no when (switch)
- no wait
- no timing
- no postponed
- identifiers are case sensitive
- one architecture per entity, and that single architecture
  must occur immediately after the entity
- inside process: either multiple assignment statements
  or multiple if statements; inside an if there can be
  multiple assignment statements

Our language \( \mathcal{F} \) is a subset of this \( \mathcal{V} \) grammar: just the
assignment statements and expressions. So when the students
get to implementing the \( \mathcal{V} \) parser they can reuse the parser and
AST classes for the \( \mathcal{F} \) subset.

VI. Conclusions

Compiler projects are usually structured around the logical
organization of a compiler, proceeding from the front (parsing)
to the back (code generation) in a single pass. Concepts are not
revisited. Moreover, most compiler projects and textbooks do
not explicitly address the required programming skills (Appel’s
text book [2], which we use, is a notable exception). While
this approach is constructivist [3], it does not have a learning
progression.

This project, by contrast, is explicitly structured around
learning progression. Students perform parsing, transformation,
and translation on three languages of increasing com-
plexity: \( \mathcal{W}, \mathcal{F}, \) and \( \mathcal{V} \). \( \mathcal{W} \) is a regular language used to
describe boolean waveforms. \( \mathcal{F} \) is a simple context-free lan-
guage used to describe boolean functions. \( \mathcal{V} \) is a simplified
context-free subset of VHDL that includes \( \mathcal{F} \) as its expression
language. Repetition with increasing complexity (hopefully)
leads to mastery. This project comprises two parallel learning
progressions: compiler concepts and advanced object-oriented
programming.

It is difficult to empirically assess whether explicitly in-
corporating a learning progression leads to better educational
outcomes in this context. While hundreds (if not thousands)
of students have taken this course before this project was
developed, we think that comparing the lab grades, exam
grades, or course critiques against these historical offerings
would not yield reliable insight. The empirical data that we do
have suggests that most students are able to complete these labs
within a reasonable approximation of the allotted time budget.

In pedagogical theory a learning progression is accompa-
nied by formative assessments at each step of the way [1].
At present our assessments include tests for each of the labs.
Our experience shows that these tests need to be enhanced,
since students find creative ways to pass them while still
having incorrect solutions. We are looking at adding some
mechanically generated tests from tools such as Randoop [7]
and Korat [8]. We are also looking to add more pencil and
paper exercises and questions to accompany each lab.

Simply collecting the student hours on each lab has given
us insight into the steps students have difficulty with, and
in that sense at least the learning progression is successful.
For example, in the summer of 2012 offering we discovered
that the students’ knowledge of object-oriented programming
was less advanced than required to write a compiler by
the amount of time they spent on the early labs. The labs
presented in Figure 9 have been reorganized to introduce these
programming concepts more gently.

ACKNOWLEDGEMENTS

Prof Paul Ward suggested making labs based on VHDL
to foster student engagement. Prof Mark Aagaard (ECE327
instructor) assisted with VHDL. TA Wallace Wu developed
the VHDL-specific labs. Students Zhengfang (Alex) Duanmu,
Lingyun (Luke) Li, Jiantong (David) Gao, Rui (Ray) Kong,
Aman Muthrej, and Atulan Zaman helped develop the labs
before they were used in a large class. Lab Instructor Jon
Eyolfson and TAs Vajih Montaghani and Alireza Mortezi
have been very helpful. Prof Patrick Lam has been generous
with his time and his notes. Philip Guo provided helpful feedback
on an earlier draft.

REFERENCES

in science: An evidence-based approach to reform,” Consortium for
Policy Research in Education, Center on Continuous Instructional
Improvement, Teachers College, Columbia University, Tech. Rep., May
cpre_pdfs/lp_science_rr63.pdf


**Fig. 4** Source code for full adder circuit (V)

```vhdl
entity full_adder is port (  
  A, B, Cin: in bit;  
  S, Cout: out bit  
);  
end full_adder;

architecture full_adder_arch of full_adder is begin  
  S <= (A xor B) xor Cin;  
  Cout <= ((A xor B) and Cin) or (A and B);  
end full_adder_arch;
```

**Fig. 5** Input waveform for full adder (WV)

A: 0 1 0 1 0 1 0 1;
B: 0 0 1 1 0 0 1 1;
Cin: 0 0 0 0 1 1 0 1;

**Fig. 6** Boolean formulas for full adder (F generated from source code in Figure 4)

\[ S \leftarrow ((\text{not} ((\text{not } A) \text{ and } B) \text{ or } ((\text{not } B) \text{ and } A))) \text{ and } \text{Cin}) \text{ or } ((\text{not } A) \text{ and } B) \text{ or } ((\text{not } B) \text{ and } A) \text{ and } (\text{not } \text{Cin}) \text{ or } (A \text{ and } B); \]

**Fig. 7** Gates for full adder (generated from formulas in Figure 6)

![Gates for full adder](image)

**Fig. 8** Input and output waveforms for full adder (generated from formulas in Figure 6 and input waveform in Figure 5)

A

B

Cin

Cout

S
### Fig. 9 Descriptions of individual labs with the compiler and programming concepts introduced in each

<table>
<thead>
<tr>
<th>#</th>
<th>Description</th>
<th>Compiler Concepts Introduced</th>
<th>Programming Concepts Introduced</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Prelab</td>
<td>regular languages, regular expressions, EBNF, recognition, parsing, recursive descent, lexing, pretty-printing, AST</td>
<td>IDE, version control, merge conflicts, test harnesses, debugger</td>
</tr>
<tr>
<td>1</td>
<td>Parsing ( \mathcal{W} ) by recursive descent</td>
<td>trees, translation, iterator DP (explicit)</td>
<td>class, representation invariants, object equality, immutability</td>
</tr>
<tr>
<td>2</td>
<td>Translating ( \mathcal{W} ) to SVG (visualization)</td>
<td>context-free grammars, LL(1) grammars, parse tree, isomorphism, associativity, commutativity, precedence, predict sets</td>
<td>inheritance, polymorphism, dynamic dispatch, singleton DP (latent), composite DP (latent), recursive structures, recursive functions, higher-order functions</td>
</tr>
<tr>
<td>3</td>
<td>Parsing ( \mathcal{F} ) by recursive descent</td>
<td>tree transformation, intermediate forms, term rewriting, confluence, termination, convergence, identity element, absorbing element, interpreter DP (latent), template DP (explicit)</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Simplifying ( \mathcal{F} ) programs (optimization)</td>
<td>process stmts, program generation</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Parsing ( \mathcal{W} ) with a parser generator</td>
<td>parser generators</td>
<td>domain-specific languages, debugging generated code</td>
</tr>
<tr>
<td>6</td>
<td>Parsing ( \mathcal{F} ) with a parser generator</td>
<td>visitor DP (explicit), tree traversals, hash structures, iteration order, object identity, non-determinism</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Translating ( \mathcal{F} ) to Graphviz (technology mapping)</td>
<td>common subexpression elimination</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Translating ( \mathcal{F} ) to Java (circuit simulation)</td>
<td>program generation</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Parsing VHDL with a parser generator</td>
<td>desugaring</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>VHDL elaboration</td>
<td>function inlining</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>VHDL process splitting and translation to ( \mathcal{F} ) (combinational synthesis)</td>
<td>instruction selection, register allocation, assembly, linking</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>Translating ( \mathcal{F} ) to assembly</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* ‘DP’ stands for ‘design pattern’; ‘B’ stands for bonus lab

### Fig. 10 Grammar for our VHDL subset. Keywords are in bold.

```
Program  →  (DesignUnit)*
DesignUnit →  EntityDecl ArchBody
EntityDecl →  'entity' Id 'is' 'port' (' IdList ';' 'in' 'bit' ';' IdList ';' 'out' 'bit' ')' ';' 'end' (' entity' | Id ) ';
IdList →  Id (';' Id)*
ArchBody →  'architecture' Id 'of' Id 'is' ('signal' IdList ';' 'bit' ';' ?)
            'begin' (CompInst) ( ProcessStmts | SigAsnStmts ) 'end' Id ';' ProcessStmts →  (ProcessStmt)*
ProcessStmt →  'process' (' IdList ')' 'begin' ( IfElseStmts | SigAsnStmts ) 'end' 'process' ';
IfElseStmts →  (IfElseStmt) IfElseStmt →  'if' Expr 'then' SigAsnStmts 'else' SigAsnStmts 'end' 'if' ( Id ) ? ;'
SigAsnStmts →  (SigAsnStmt)
SigAsnStmt →  Id '.' 'map' (' IdList ')' ';' CompInst →  Id ';' 'entity' 'work.' Id 'port' 'map' (' IdList ')' ';
SigAsnStmts →  (SigAsnStmt)
RelOp →  'and' | 'or' | 'xor' | 'nand' | 'nor' | 'xnor'
NotOp →  'not'
RelOp →  '=<' Expr relational operator
Expr →  Relation (LogicOp Relation)*
Relation →  Factor (RelOp Factor)?
LogicOp →  'and' | 'or' | 'xor' | 'nand' | 'nor' | 'xnor'
Literal →  Id | '"' Constant '"' | (' Expr ')'
Constant →  '0' | '1'
Digit →  [A-Za-z]
Char →  [0-9]
```